


AP5085SD

N-Channel Enhancement Mosfet

Feature


- 50V,3A
 $R_{DS(ON)} < 85m\Omega @ V_{GS}=10V$ TYP=60 m Ω
 $R_{DS(ON)} < 100m\Omega @ V_{GS}=4.5V$ TYP=75m Ω
- Advanced Trench Technology
- Lead free product is acquired



Schematic diagram

Application

- Interfacing Switching
- Load Switching
- Power management



Marking and pin assignment

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity (PCS)
5085SD	AP5085SD	SOP-8	13 inch	-	4000

ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	50	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($T_a=25^\circ\text{C}$)	I_D	3	A
Continuous Drain Current ($T_a=70^\circ\text{C}$)	I_D	2.3	A
Pulsed Drain Current	I_{DM}	12	A
Power Dissipation	P_D	2	W
Thermal Resistance from Junction to Ambient ⁽⁴⁾	$R_{\theta JA}$	62.5	$^\circ\text{C/W}$
Junction Temperature	T_J	150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55~ +150	$^\circ\text{C}$

MOSFET ELECTRICAL CHARACTERISTICS($T_a=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Type	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	50	-	-	V
Zero gate voltage drain current	I_{DSS}	$V_{DS} = 50V, V_{GS} = 0V$	-	-	1	μA
Gate-body leakage current	I_{GSS}	$V_{GS} = \pm 20V, V_{DS} = 0V$	-	-	± 100	nA
Gate threshold voltage ⁽³⁾	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.2	1.7	2.5	V
Drain-source on-resistance ⁽³⁾	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 3A$	-	60	85	m Ω
		$V_{GS} = 4.5V, I_D = 2A$	-	75	100	
Dynamic characteristics						
Input Capacitance	C_{iss}	$V_{DS} = 25V, V_{GS} = 0V, f = 1MHz$	-	460	-	pF
Output Capacitance	C_{oss}		-	35	-	
Reverse Transfer Capacitance	C_{rss}		-	30	-	
Switching characteristics						
Turn-on delay time	$t_{d(on)}$	$V_{DD} = 30V, I_D = 1A,$ $V_{GS} = 10V, R_G = 3.3\Omega$	-	5	-	ns
Turn-on rise time	t_r		-	6	-	
Turn-off delay time	$t_{d(off)}$		-	17	-	
Turn-off fall time	t_f		-	3.5	-	
Total Gate Charge	Q_g	$V_{DS} = 30V, I_D = 3A,$ $V_{GS} = 4.5V$	-	6	-	nC
Gate-Source Charge	Q_{gs}		-	1.5	-	
Gate-Drain Charge	Q_{gd}		-	3.5	-	
Source-Drain Diode characteristics						
Diode Forward voltage ⁽³⁾	V_{DS}	$V_{GS} = 0V, I_S = 3A$	-	-	1.2	V
Diode Forward current ⁽⁴⁾	I_S		-	-	3.0	A

Notes:

1. Repetitive Rating: pulse width limited by maximum junction temperature
2. Pulse Test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
3. Surface Mounted on FR4 Board, $t_s \leq 10$ sec




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Maximum Continuous Drain Current




Fig 12. Gate Charge Waveform

Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms





Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

SOP-8 Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°